VERILOG_SOURCES += ../../common/timescaleit.v $(WORKSHOPROOT)/rtl/PixelSolver.v
TOPLEVEL=PixelSolver
MODULE=PixelSolverTester

include ../../common/Makefile.sim